

# 54F/74F259

## 8-Bit Addressable Latch


### Description

The 'F259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.


- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear

Ordering Code: See Section 5


### Logic Symbol



### Connection Diagrams



Pin Assignment  
for DIP and SOIC




Pin Assignment  
for LCC and PCC

4

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
A <sub>0</sub> -A <sub>2</sub>	Address Inputs	0.5/0.375
D	Data Input	0.5/0.375
$\bar{E}$	Enable Input (Active LOW)	1.0/0.75
$\bar{MR}$	Master Reset (Active LOW)	0.5/0.375
Q <sub>0</sub> -Q <sub>7</sub>	Latch Outputs	25/12.5

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Functional Description

The 'F259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the 'F259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the 'F259.

### Mode Select-Function Table

Operating Mode	Inputs						Outputs							
	MR	E	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>
Master Reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
Demultiplex (Active HIGH Decoder when D = H)	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
	L	L	d	H	L	L	L	Q = d	L	L	L	L	L	L
	L	L	d	L	H	L	L	L	Q = d	L	L	L	L	L
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	L	L	d	H	H	H	L	L	L	L	L	L	L	Q = d
Store (Do Nothing)	H	H	X	X	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
Addressable Latch	H	L	d	L	L	L	Q = d	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	H	L	L	q <sub>0</sub>	Q = d	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	L	H	L	q <sub>0</sub>	q <sub>1</sub>	Q = d	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	H	L	d	H	H	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	Q = d

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

d = HIGH or LOW data one setup time prior to the LOW-to-HIGH Enable transition.

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

### Mode Select Table

E	MR	Mode
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH 8-Channel Demultiplexer
H	L	Clear

H = HIGH Voltage Level

L = LOW Voltage Level

**DC Characteristics over Operating Temperature Range** (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions	
		Min	Typ	Max			
$I_{CCH}$ $I_{CCL}$	Power Supply Current			40 75	mA	Output HIGH Output LOW	$V_{CC} = \text{Max}$

**AC Characteristics:** See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} =$ Mil $C_L = 50\text{ pF}$		$T_A, V_{CC} =$ Com $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to $Q_n$		10.5 7.0					ns	3-1 3-8	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_n$ to $Q_n$		9.0 6.5					ns	3-1 3-4	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $Q_n$		13.0 9.0					ns	3-1 3-10	
$t_{PHL}$	Propagation Delay $\overline{MR}$ to $Q_n$		9.0					ns	3-1 3-11	

**AC Operating Requirements:** See Section 3 for waveforms

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A, V_{CC} =$ Mil		$T_A, V_{CC} =$ Com			
		Min	Typ	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW D to $\bar{E}$	4.0						ns	3-14	
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW D to $\bar{E}$	1.0								
$t_s(\text{L})$	Setup Time, LOW Address to Enable <sup>(a)</sup>	4.0						ns	3-16	
$t_h(\text{H})$	Hold Time, HIGH Address to Enable <sup>(b)</sup>	0								
$t_w(\text{H})$ $t_w(\text{L})$	$\bar{E}$ Pulse Width HIGH or LOW	4.0						ns	3-8	
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{MR}}$ Pulse Width HIGH or LOW	4.0								

**Notes**

- The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.